Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Please note that the standard 14-day cancellation right terminates upon receiving access to the e-book.
Product description
This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.
Accessibility information
Select variation, to see accessibility information
Details
- ISBN13 9783319023786
- Released 2013
- Publisher Springer
- Format Elektronisk medie
- Language English